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Abstract-As demand continues for circuits with higher Computer Engineering courses; Section IV depicts the
performance, higher complexity, and decreased feature size, original VHDL and VLSI course outlines and shows how
asynchronous (clockless) paradigms will become more widely these courses have been augmented to include the
used in the semiconductor industry, as evidenced by the
International Technology Roadmap for Semiconductors' (ITRS) a hronous materials an Section VLpresentse outc e
prediction of a likely shift from synchronous to asynchronous of the first offerings of the VHDL and VLSI courses with the
design styles in order to increase circuit robustness, decrease asynchronous materials included, and provides conclusions
power, and alleviate many clock-related issues. ITRS predicts and directions for future work.
that asynchronous circuits will account for 19% of chip area
within the next 5 years, and 30% of chip area within the next 10
years. To meet this growing industry need, students in Computer II. OVERVIEW OF ASYNCHRONOUS PARADIGMS
Engineering should be introduced to asynchronous circuit design
to make them more marketable and more prepared for the Asynchronous circuits can be grouped into two main
challenges faced by the digital design community for years to categories: bounded-delay and delay-insensitive models.
come. Bounded-delay models, such as micropipelines [1], assume
that delays in both gates and wires are bounded. Delays are
I. INTRODUCTION added based on worse-case scenarios to avoid hazard
The development of synchronous circuits currently conditions. This leads to extensive timing analysis of worse-
dominates the semiconductor design industry. However, there case behavior to ensure correct circuit operation. On the other
are major limiting factors to the synchronous, clocked hand, delay-insensitive circuits assume delays in both logic
approach, including the increasing difficulty of clock elements and interconnects to be unbounded, although they
distribution, increasing clock rates, decreasing feature size, assume that wire forks within basic components, such as a full
increasing power consumption, timing closure effort, and adder, are isochronic [2, 3], meaning that the wire delays
difficulty with design reuse. Asynchronous circuits require within a component are much less than the logic element
less power, generate less noise, produce less electro-magnetic delays within the component, which is a valid assumption
interference (EMI), and allow for easier reuse of components, even in future nanometer technologies. Wires connecting
compared to their synchronous counterparts, without components do not have to adhere to the isochronic fork
compromising performance. assumption. This implies the ability to operate in the presence
In most Computer Engineering curriculums students are of indefinite arrival times for the reception of inputs.
only taught the synchronous, clocked paradigm, and never Completion detection of the output signals allows for
even touch on asynchronous digital design. Those curriculums handshaking to control input wavefronts. Delay-insensitive
that do mention asynchronous design do so only in passing; design styles therefore require very little, if any, timing
the students are not taught how to design asynchronous analysis to ensure correct operation (i.e., they are correct by
circuits. The widespread introduction of asynchronous digital construction), and also yield average-case performance rather
design in the classroom is largely constrained by the lack of than the worse-case performance of bounded-delay and
introductory educational materials. This paper presents one traditional synchronous paradigms.
approach for integrating asynchronous circuit design into the A. Delay-Insensitive Paradigms
undergraduate Computer Engineering curriculum, focusing on Most delay-insensitive (DI) methods combine C-elements
inclusion in two courses, one on Hardware Design Languages with Boolean gates for circuit construction. A C-element
(HDLs), such as VHDL, and the other on VLSI. behaves as follows: when all inputs assume the same valueThe paper iS organized into 5 sections. Section II presents
an oervew oasnchonou loic;Secton II escrbesthe then the output assumes this value, otherwise the output does
' . ~~~~~notchange. Seitz's [4], DIMS [5], Anantharaman's [6],asynchronous materials developed for use in undergraduate Sig. [] n Dai's [8 ehd reape fD
The authors gratefully acknowledge the support from the National Science prdgsta nyueCeeetoaheedly
Foundation under CCLIgrant DUE-0536343. insensitivity. On the other hand, both Phased Logic [9] and
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NULL Convention Logic (NCL) [10] target a library of already be familiar to designers, such that the learning curve
multiple gates with hysteresis state-holding functionality. is relatively flat.
Phased Logic converts a traditional synchronous gate-level 2)NCL systems are delay-insensitive, making the design
circuit into a DI circuit by replacing each conventional process much easier to automate than other non-DI
synchronous gate with its corresponding Phased Logic gate, asynchronous paradigms, since minimal delay analysis is
and then augmenting the new network with additional signals. necessary to ensure correct circuit operation.
NCL circuits are realized using 27 fundamental gates 3)NCL systems have power, noise, and EMI advantages
implementing the set of all functions of four or fewer compared to synchronous circuits, performance and design
variables, each with hysteresis state-holding functionality. reuse advantages compared to synchronous and non-DI
Seitz's method, Anantharaman's approach, and DIMS asynchronous paradigms, area and performance advantages
require the generation of all minterms to implement a compared to other DI paradigms, and have a number of
function, where a minterm is defined as the logical AND, or advantages for designing complex systems, like Systems-
product, containing all input signals in either complemented or on-Chip (SoCs), including substantially reduced crosstalk
non-complemented form. While Singh's and David's methods between analog and digital circuits, ease of integrating
do not require full minterm generation, they rely solely on multi-rate circuits, and facilitation of component reuse and
C-elements for speed-independence. NCL also does not technology migration.
require full minterm generation and furthermore includes B NULL Convention Logic (NCL)
27 fundamental state-holding gates for circuit design, rather ' i
than only C-elements, thus yielding a greater potential for NCL is a delay-insensitive asynchronous paradigm, whichoptizatonly thalementsotheruIp dingm [1] Pheased Logiialsfor means that NCL circuits will operate correctly regardless of
doptim require full minerm .genraIon anddoes n o when circuit inputs become available; therefore NCL circuits
solely on C-elements for speed-independence; however, are said to be correct-by-construction (i.e., no timing analysis
Phased Logic circuitry is derived directly from its equivalent is necessary for correct operation). NCL circuits utilize dual-
synchronous design, not created independently thus it does rail or quad-rail logic to achieve delay-insensitivity. A dual-synchronous e e ineedety h rail signal, D, consists of two wires, Do and D', which maynot have the same potential for optimization as does NCL. r s D c
Furthermore, the Phased Logic paradigm has been developed assume any value from the set {DATAO, DATA1, NULL}.
mainly for easing the timing constraints of synchronous The DATAO state (D = 1, D' = 0) corresponds to a Boolean
designs, not for obtaining speed and power benefits [9] logic 0, the DATAI state (Do = 0, D' = 1) corresponds to a
whereas these are main concerns of other asynchronous Boolean logic 1, and the NULL state (Do = 0, D' = 0)
paradigms. corresponds to the empty set meaning that the value of D is
Self-timed circuits can also be designed at the transistor not yet available. The two rails are mutually exclusive, such
level as demonstrated by Martin [12]. However, automation of that both rails can never be asserted simultaneously; this state
this method would be vastly different than that of the standard is defined as an illegal state. A quad-rail signal, Q, consists of
synchronous approach, since it optimizes designs at the four wires, QD,Q', , and Q3, which may assume any value
transistor level instead of targeting a predefined set of gates, from the set {DATA, DATA 1, DATA2, DATA3, NULL}.
as do the previously mentioned methods. Overall, NULL The DATAo state (QB 1,Ql 0, QX 0, Qw 0)
Convention Logic offers the best opportunity for integrating corresponds to two Boolean logic signals, X and Y, where
asynchronous digital design into the predominantly X = 0 and Y =0.The DATAI state (Q0 0, Q' 1, Q2 0,
synchronous semiconductor design industry for the following Q 0
=
) corresponds to X =0and Y 1. The DATA2 state
reasons: (QY = 0, Q 0=o, Q2 =1, Q3 0) corresponds to X land
I)The framework for NCL systems consists of DI Yco0. The DATA3 state (Q0 0, Q' 0, Q2 0,,Q3 1
combinational logic sandwiched between DI registers, as corresponds to X 1 and Y 1, and the NULL state (Qm 0,
shown in Fig. 1, which is very similar to synchronous Q0h,Qt 0, Q3 = 0) corresponds to the empty set meaning
systems, such that the automated design ofNCL circuits can that the result is not yet available. The four rails of a quad-rail
follow the same fundamental steps as synchronous circuit NCL signal are mutually exclusive, such that no two rails can
design automation. This will enable the developed DI ever be asserted simultaneously; these states are defined as
design flow to be more easily incorporated into the chip illegal states. Both dual-rail and quad-rail signals are space
design industry, since the tools and design process will optimal 1-hot delay-insensitive codes, requiring two wires per
bit.
_\ DI Register D \ DI Register \ /- Dl- \ \ DI Register DI Register l
< Ko Ki<1v Ko Ki <1 v Ko Ki * < ~~~~~~~~~~~KoKi
Fig. 1. NCL system framework: input wavefronts are controlled by local handshaking signals and Completion Detection instead of by a global clock
signal. Feedback reauires at least three DT registers in the feedback loon to nrevent deadlock.
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NCL circuits are comprised of 27 fundamental gates, as are designed with hysteresis state-holding capability, such that
shown in Table I, which constitute the set of all functions after the output is asserted, all inputs must be deasserted
consisting of four or fewer variables. Since each rail of an before the output will be deasserted. Hysteresis ensures a
NCL signal is considered a separate variable, a four variable complete transition of inputs back to NULL before asserting
function is not the same as a function of four literals, which the output associated with the next wavefront of input data.
would normally consist of eight variables. The primary type of Therefore, a THnn gate is equivalent to an n-input C-element
threshold gate, shown in Fig. 2, is the THmn gate, where (i.e., when all inputs are asserted the output is asserted; the
1 < m < n. THmn gates have n inputs. At least m of the n output then remains asserted until all inputs are deasserted, at
inputs must be asserted before the output will become which time the output becomes deasserted); and a THIn gate
asserted. In a THmn gate, each of the n inputs is connected to is equivalent to an n-input OR gate. NCL threshold gates may
the rounded portion of the gate; the output emanates from the also include a reset input to initialize the output. Circuit
pointed end of the gate; and the gate's threshold value, m, is diagrams designate resettable gates by either a d or an n
written inside of the gate. appearing inside the gate, along with the gate's threshold.
TABLE I d denotes the gate as being reset to logic 1; n, to logic 0. These
27 FUNDAMENTAL NCL GATES resettable gates are used in the design of DI registers.
NCL Gate Function
TH12 A+B A
TH22 AB B 3 z
TH13 A+B+C c
TH23 AB+AC+BC D
TH33 ABC Fig. 3. TH34w2 threshold gate: Z = AB + AC + AD + BCD.
TH23w2 A+BC
TH33w2 AB+AC NCL systems contain at least two DI registers, one at both
TH14 A+B+C+D the input and at the output. Two adjacent register stages
TH24 AB + AC + AD + BC + BD +CD
TH34 ABC + ABD + ACD + BCD interact through their request and acknowledge signals, Ki and
TH44 ABCD K0, respectively, to prevent the current DATA wavefront from
TH24w2 A +BC +BD + CD overwriting the previous DATA wavefront, by ensuring that
TH44w2 ABC + ABD+ACD the two DATA wavefronts are always separated by a NULL
TH34w3 A+BCD wavefront. The acknowledge signals are combined in the
TH44w3 AB + AC + AD Completion Detection circuitry to produce the request
TH24w22 A+B+CD signal(s) to the previous register stage. NCL registration is
TH34w22 AB + AC + AD + BC + BD
TH44w22 AB + ACD + BCD realized through cascaded arrangements of single-bit dual-rail
TH54w22 ABC + ABD registers or single-signal quad-rail registers, depicted in
TH34w32 A + BC + BD Figs. 4 and 5, respectively. These registers consist of TH22
TH44w322 AB + AC+AD+BC gates that pass a DATA value at the input only when K, is
TH54w322 AB + AC + BCD request for data (rfd) (i.e., logic 1) and likewise pass NULL
THxorO AB+CD only when Ki is requestfor null (rfn) (i.e., logic 0). They also
THandO AB + BC + AD contain a NOR gate to generate Ko, which is rfn when the
TH24comp AC+BC+AD+BD
register output is DATA and rfd when the register output is
input 1 NULL. The registers shown below are reset to NULL, since
input 2 all TH22 gates are reset to logic 0. However, either register
tm output could be instead reset to a DATA value by replacing exactly
one of the TH22n gates with a TH22d gate.input n
Fig. 2. THmn threshold gate. 10 00
Another type of threshold gate is referred to as a weighted
threshold gate, denoted as THmnWw1w2.. .wR. Weighted
threshold gates have an integer value, m . WR > 1, applied to 11
inputR. Here 1 < R < n; where n is the number of inputs; m is n 1o
the gate's threshold; and w1, W2, ... WR, each > 1, are the
integer weights of input], input2, ... inputR, respectively. For K
example, consider the TH34W2 gate, whose n 4 inputs are
labeled A, B, C, and D, shown in Fig. 3. The weight of input /
A, W(A), is therefore 2. Since the gate's threshold, m, is 3, this K0 -
implies that in order for the output to be asserted, either inputs X ,
B, C, and D must all be asserted, or input A must be asserted
along with any other input, B, C, or D. NCL threshold gates Fig. 4. Single-bit dual-rail register.
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1° III. ASYNCHRONOUS COURSE MATERIALS
2n
To effectively introduce asynchronous digital design into
the Computer Engineering curriculum, lecture notes, example
112n ________ o' problems, group projects, and libraries of fundamental
n
.l asynchronous gates and components were developed. The
educational materials were developed as Modules, such that
12 portions of the materials could be easily integrated into a
n
o2
variety of courses, as appropriate, to meet the needs of a
diverse set of courses with different learning objectives.
i3
2n A. Educational Modules
The following is the list of the specific educational modules
Reset that were developed:
Ki l)Introduction to Asynchronous Logic: This includes a
discussion of both bounded-delay and delay-insensitive
K, < 1 asynchronous paradigms, highlighting the differences
between the two and comparing each to the synchronous,
Fig. 5. Single--signal quad-rail register. clocked paradigm.
2)Introduction to NULL Convention Logic (NCL): This
An N-bit register stage, comprised ofN single-bit dual-rail includes a description of dual-rail and quad-rail signaling,
NCL registers, requires N completion signals, one for each bit. the 27 fundamental NCL gates, NCL registration,
The NCL completion component, shown in Fig. 6, uses these combinational logic, and completion detection components,
N Ko lines to detect complete DATA and NULL sets at the and NCL DATA/NULL wavefront flow.
output of every register stage and request the next NULL and 3)Transistor-level NCL Gate Design: This details the
DATA set, respectively. In full-word completion, the single- process for designing both static and semi-static NCL gates.
bit output of the completion component is connected to all Ki 4)Input-Completeness and Observability: This explains the
lines of the previous register stage. Since the maximum input two criteria that must be followed when designing NCL
threshold gate is the TH44 gate, the number of logic levels in circuits to ensure delay-insensitivity.
the completion component for an N-bit register is given by 5)Dual-Rail NCL Design: This details the process for
Flog4 Ni. Likewise, the completion component for an N-bit designing dual-rail NCL combinational circuits.
quad-rail registration stage requires Ninputs, and can be 6)Quad-Rail NCL Design: This details the process for
realized in a similar fashion using TH44 gates. designing quad-rail NCL combinational circuits.
7)NCL Throughput Optimization: This describes the NCL
Ko(N) throughput calculation, NCL pipelining, and the NULL
K 4(N-2) Cycle Reduction optimization.
Ko(N-3) 8)Group Projects: This contains a number of comprehensive
group projects consisting of the implementation and testing
Ko(N-4) of various types ofNCL arithmetic circuits, at various levels
Ko(N-_5) o
Ko(N-6) of abstraction.
Ko(N-7) All of these course modules can be downloaded from the
authors' CCLI website:
* 0 0 http://web.umredu/-smithsco/CCLI *,chtml. Module I is
* * * * *. Ko similar to Sections 11 and II.A in this paper; and Module 2 is
* h -- ! similar to Section II.B in this paper. Modules 1 and 2 are
introductory and therefore do not contain any specific
Ko(8) 0 example problems or exercises; they are also independent of
Ko(7) 4 _ 4 -. each other, such that a broad discussion of asynchronous logic
Ko(5) in general is not required before discussing NCL specifics.
Modules 3-7 all contain an explanation of the specific topic
Ko(4) along with a comprehensive example and exercise problems.
Ko(3) ! \-Modules 2 and 4 are prerequisites for all subsequent modules,
Ko(1)- while Modules 3, 5, 6, and 7 are independent of each other.
Fig. 6. N-bit completion component. The comprehensive group projects in Module 8 require
various other modules as prerequisites, depending on the
specific project requirements and objectives.
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B. Asynchronous Libraries concludes. This schedule has been vetted by the primary
In order to assist students with designing and testing NCL author over the past five years and has been shown to work
circuits at various levels of abstraction, static NCL VHDL, well. It does require the students to do a sizable amount of
transistor-level, and physical-level libraries were created. The work; however, after successful completion of the course,
transistor-level and physical-level libraries of the fundamental students are well versed in VHDL.
NCL gates were implemented with the Mentor Graphics CAD To integrate the asynchronous logic material into the
tools using the 0.18ptm TSMC CMOS process. The VHDL course, the last quarter of the original schedule was revised, as
library consists of a package that defines the fundamental shown on the right-hand side of Fig. 7. The floating-point
NCL data types, a file containing the fundamental NCL gates, arithmetic and microprocessor architecture topics were
with delays based on the simulated physical-level static NCL replaced with the asynchronous topics; HW#5 on generic
gates, a file containing generic versions of standard NCL constants and generate statements was changed to instead
registration and completion components, and a package cover Text I/O; HW#6 on the design of an IEEE single
consisting of various functions to be used in testbenches. The precision floating-point co-processor was switched to an
VHDL, transistor-level, and physical-level NCL libraries can assignment on NCL; and Design Project #2 on implementing a
all be downloaded from the authors' CCLI website: microcontroller in VHDL and Text I/O was replaced with the
http:// eb.umr.edu/-smithsco/CCLIasync.html. design of a complex generic NCL arithmetic circuit. These
changes replace 3 weeks of topics with 2 2/3 weeks of
asynchronous logic topics, providing an extra 1/3 week for
IV. COURSE INTEGRATION additional explanation of the NCL assignments and solutions.
Furthermore, these changes do not eliminate any key VHDLThe asynchronous modules and libraries were successfully coremtras ohfotn-on rtmtcadRS
incorporated into two senior/graduate-level elective courses at mcronmtreri archi f aregcovee iari ous othe
University of Missouri - Rolla (UMR), Digital System com terE architecture are covered on various other
Modeling with VHDL and Introduction to VLSI, in Spring Computer Engineering courses, and were only discussed inModeling with0 VHDLand Introductionrto06 VLsIecineSp.r the VHDL course so that they could be used as sample circuitsSemester 2006 and Fall Semester 2006, respectively. The
original schedule foh HDto be designed using VHDL. Furthermore, since asynchronousoriginal schedule for the VHDL course iS shown on the left- cicut mus be deinda tutrlmdl n antbhand~~ ~ ~~~~~~.sid ofFi 7.,sprvdstestdnswt circuits must be designed as structural models and cannot be
handsideof Fig. 7. This provides the students with described as behavioral or dataflow models and synthesized
approximately 13 weeks of topic lectures, leaving around using current industry standard tools, the topic fits seamlessly3 weeks for discussion of homework and project assignments into the discussion of generate statements, which are
and their solutions, holidays, and the midterm exam. Note that
the final exam is given the week after the 16-week semester
1) Introduction to Modeling with VHDL
2) Entity and Architecture Statements
3) Test Benches
4) Basic UNIX Commands and Mentor Graphics VHDL Compiler and Simulator
HW# 1: design simple behavioral, dataflow, and structural models and testbench
5) Packages, Functions, and Procedures
HW#2: write a package including functions and procedures
6) Mealy and Moore Machines
HW#3: Mealy and Moore machines, including design, VHDL behavioral and
dataflow implementation, state minimization, and state assignment
7) Algorithmic State Machines (ASMs)
8) Mentor Graphics VHDL Synthesis Tool
HW#4: ASM throughput capability (TPC) calculation, TPC optimization, and VHDL
dataflow implementation and synthesis
Design Project #1: design complex chip, such as Run-Length Encoder, Huffman Decoder, etc.
Midterm Exam 10) File I/O
9) Generic Constants and Generate Statements _
HW#5 design a generic Multiply and Accumulat unit MAC) to read the inputs from a text file and store the
10) File 1/0 outputs to a text file
11) Floating-Point Arithmetic I) Overview of Asynchronous Logic
HW#6: design an IEEE single precision floating-point co-processor 12) Overview of NCL
12) Simple RISC Microcontroller Architecture 13) Input-Completeness and Observability
Design Project #2: augment RISC architecture discussed in class 1 -: - C l Design
to incvlude add tional instructions, such as various branches a NOP 15 CIPienigOtmzio
and a compare, and implement in VHDL, nclud;ng Text I/O in testbench W6N asglet
13) Overview of Verilog Modeling Language \DeinPoct#dsgnN:gnrc ihrtc
Final Exam cici,scasaMCitrtvdiie,gaet
Fig. 7. VHDL course schedule and changes.
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1) Introduction to VLSI Systems
Lab# 1: VHDL coding, synthesis, and simulation
2) CMOS Transistor Theory
3) Fabrication, Layout, and Design Rules
Lab#2: gate-level and transistor-level schematics and simulation
4) Analysis of Static Inverter
Lab#3: layout of static inverter and RC extraction
5) Design and Optimization of Static CMOS Gates
6) Introduction to NC1L
7) Transistor-level design of NC1L gates
8) Critical Path Delay Analysis and Transistor Sizing
9) Dynamic CMOS Circuit Design
10) Design of Flip-Flops, Latches, and Sequential Circuits
Lab#4 layout of basic static Boolean gates and static and, semi-static NC:L gates (NCL gates replaced flip-flops)
11) Static Timing Analysis for Sequential Circuits
12) Low Power Design
Lab#5: schematic driven layout
13) Datapath Design for Synchronous Circuits (e.g., comparators, adders, multipliers, registers, etc.)
14) Datapath Design for NCLj Circuits (e.g., registration, completion, and DR and QRt combinational circuits)
Lab#6: synchronous datapath design and simulation
15) Semiconductor Memories
16) Clock Distribution, PLL, Clock Skew, and Jitter
17) Floorplanning, Placement, and Routing
18) Control Unit Design
19) VLSI Testing and Design for Test
Design Project- design, layout, and, simlulate various NCL arithmnetic circuits (e.g., qa-rail unsigned, 24+8X8 MAC, dual-rail 2s comnplemnent
8X8 B3ooth2 mnultiplier, and, dual-rail 2s comlplemrlent 8X8 BaugXh-Wooley mnultiplier)
20) Future Trends in VLSI Design
Fig. 8. VLSI course schedule and changes.
The schedule for the revised VLSI course is shown in transistor-level, and physical-level libraries were utilized in
Fig. 8. This provides the students with approximately 14 the VLSI course. Both courses also incorporated an NCL-
weeks of topic lectures, leaving around 2 weeks for discussion based final project, Module 8. According to the feedback
of laboratory assignments and their solutions, holidays, and provided from UMR's end of semester student evaluation
occasional quizzes. Note that the final exam is scheduled the form for both courses, the students found the asynchronous
week after the 16-week semester concludes, and is utilized for logic topics very interesting, and would have liked to have
each group to present their semester project design. The class been able to spend more time on NCL. Many students also
requires a substantial amount of laboratory work; however, stated that the libraries were easy to use and error-free.
after successful completion of the course, students are well Overall, the students performed quite well on the NCL-related
versed in VLSI design using the Mentor Graphics CAD tools. assignments. For the VHDL class, the average on the
The asynchronous logic topics have been incorporated into asynchronous logic homework assignment was the second
the VLSI course by replacing previous miscellaneous lecture highest of the six homeworks (i.e., 83% verses 86%, 76%,
topics, by replacing Lab#4's layout of a flip-flop with the 7300, 64%, and 440/O); and the asynchronous project's average
layout of a static and semi-static NCL gate, and by utilizing was approximately the same as the first project (i.e., 85%
NCL circuits for the semester's comprehensive design project. verses 87%). However, this included one group of two
The new semester design projects involve designing various students who decided not to complete the project because they
NCL arithmetic circuits, using one of the industry-standard were graduating, already had jobs, and already had enough
VLSI CAD tool suites, Mentor Graphics, throughout all steps points to pass the course, and therefore received a 310% on the
of the design flow (i.e., starting from the high level of partial submission and an overall grade of D in the class.
abstraction, behavioral modeling, down to the low level of Excluding this outlier boosts the asynchronous project's
abstraction, physical layout), and proving the functional average to 910%. For the VLSI course, all students successfully
equivalence with simulations throughout all levels of completed the NCL-related laboratory assignment
abstraction. (i.e., Lab#4); and all three NCL-based semester projects
worked correctly, all resulting in a conference publication
with the students as first author [13-15].
V. CONCLUSIONS AND FUTURE WORK The 8 educational modules were also evaluated externally
by Dr. Jia Di from the University of Arkansas; and he rated
A. Evaluation ofDevelopedMaterials them as excellent. In fact, he is currently working on the
Modules 1, 2, 4, 5, and 7 and the VHDL library were design of an NCL 8051 microcontroller for a NASA Phase II
utilized in the VHDL class; and Modules 2-6 and the VHDL, SBIR, and has required his graduate students working on the
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project to download Modules 2-5, study them, and complete REFERENCES
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B. Future Work [7] N. P. Singh, "A Design Methodology for Self-Timed Systems," Master's
The authors are planning to expand upon this work through Thesis, MIT/LCS/TR-258, Laboratory for Computer Science, MIT,
the following: 1981.[8] I. David, R. Ginosar, and M. Yoeli, "An Efficient Implementation of
l)Develop new educational modules focusing on additional Boolean Functions as Self-Timed Circuits," IEEE Transactions on
asynchronous circuit topics, such that asynchronous Computers, Vol. 41/1, pp. 2-10, 1992.
circuit concepts can be incorporated into a larger variety of [9] D. H. Linder and J. H. Harden, "Phased Logic: Supporting theSynchronous Design Paradigm with Delay-Insensitive Circuitry," IEEE
Computer Engineering courses. Transactions on Computers, Vol. 45/9, pp. 1031-1044, 1996.
2)Develop semi-static VHDL, transistor-level, and [10] K. M. Fant and S. A. Brandt, "NULL Convention Logic: A Complete
physical-levellibraries of fundamental asynchronous and Consistent Logic for Asynchronous Digital Circuit Synthesis,"International Conference on Application Specific Systems,
components, such that students can easily compare Architectures, andProcessors, pp. 261-273, 1996.
asynchronous circuits designed using static vs. semi-static [11] s. C. Smith, R. F. DeMara, J. S. Yuan, D. Ferguson, and D. Lamb,
in terms of speed, area, and energy usage. "Optimization of NULL Convention Self-Timed Circuits," Integration,gates, m terms ot speecl, area, ancl energy usage. the VLSI Journal, Vol. 37/3, pp. 135-165, August 2004.
3)Complete the development of NCL design and [12] A. J. Martin, "Compiling Communicating Processes into Delay-
optimization CAD tools, which work with the Mentor Insensitive VLSI Circuits," Distributed Computing, Vol. 1/4,
Graphics design tool suite, such that students can design pp. 226-234, 1986.
and test largeNCLcircitsandanstudytheo[13] M. V. Joshi, S. Gosavi, V. Jagadeesan, A. Basu, S. Jaiswal,and test large NCL circuits and can study the operation of W. K. Al-Assadi, and S. C. Smith, "NCL Implementation of Dual-Rail 2S
the asynchronous CAD tools in the context of their Complement 8x8 Booth2 Multiplier using Static and Semi-Static
synchronous counterparts. Primitives," IEEE Region 5 Technical Conference, April 2007.[14] S. R. Mallepalli, S. Kakarla, S. Burugapalli, S. Beerla, S. Kotla,4)Port the static and semi-static libraries to Cadence, and P. K. Sunkara, W. K. Al-Assadi, and S. C. Smith, "Implementation of
the NCL CAD tools to Synopsys, such that the libraries Static and Semi-Static Versions of a Quad-Rail NCL 24+8x8 Multiply
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implement and test their asynchronous circuit designs in
hardware.
6)Broadly disseminate the developed materials to faculty
members at other institutions, and integrate and
evaluate the materials through course offerings at
numerous institutions throughout the nation.
Overall, the developed materials provide an easy way to
integrate cutting-edge technology into standard educational
practices to provide a low-cost, innovative addition to the
Computer Engineering curriculum, in order to prepare
students for the challenges faced by the digital design
community for years to come.
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